A Shock-Optimized SECE Integrated Circuit
نویسندگان
چکیده
منابع مشابه
Optimized Reversible Multiplier Circuit
Reversible logic circuits have received significant attention in quantum computing, low power CMOS design, optical information processing, DNA computing, bioinformatics, and nanotechnology. This paper presents two new 4× 4 bit reversible multiplier designs which have lower hardware complexity, less garbage bits, less quantum cost and less constant inputs than previous ones, and can be generaliz...
متن کاملA Novel Optimized JTAG Interface Circuit Design
This paper describes a novel optimized JTAG interface circuit between a JTAG controller and target IC. Being able to access JTAG using only one or two pins, this circuit does not change the original boundary scanning test frequency of target IC. Compared with the traditional JTAG interface which based on IEEE std. 1149.1, this reduced pin technology is more applicability in pin limited devices,...
متن کاملDepth-Optimized Reversible Circuit Synthesis
In this paper, simultaneous reduction of circuit depth and synthesis cost of reversible circuits in quantum technologies with limited interaction is addressed. We developed a cycle-based synthesis algorithm which uses negative controls and limited distance between gate lines. To improve circuit depth, a new parallel structure is introduced in which before synthesis a set of disjoint cycles are ...
متن کاملNanoPhotonic Integrated Circuit: A Platform for “Optical Processor” Nanophotonic Integrated Circuit: A Platform for “Optical Processor”
.......................................................................................................................................................................1
متن کاملOptimized Aaronson-Gottesman stabilizer circuit simulation through quantum circuit transformations
In this paper we improve the layered implementation of arbitrary stabilizer circuits introduced by Aaronson and Gottesman in Phys. Rev. A 70(052328), 2004. In particular, we reduce their 11-stage computation -H-C-P-C-P-C-H-P-C-P-Cinto an 8-stage computation of the form -H-CCZ-P-H-P-CZ-C-. We show arguments in support of using -CZstages over the -Cstages: not only the use of -CZstages allows a s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2018
ISSN: 0018-9200,1558-173X
DOI: 10.1109/jssc.2018.2868299